ASIC/SoC Functional Design Verification: A Comprehensive Guide to Technologies and Methodologies

$39.99

  • Check Mark Estimated Delivery : Up to 4 business days
  • Check Mark Free Shipping & Returns : On all orders over $200
  • Visa Card
  • MasterCard
  • American Express
  • Discover Card
  • PayPal
  • Apple Pay
Guaranteed Safe And Secure Checkout

This book describes in detail all required technologies and methodologies needed to create a comprehensive, functional design verification strategy and environment to tackle the toughest job of guaranteeing first-pass working silicon. The author first outlines all of the verification sub-fields at a high level, with just enough depth to allow an engineer to grasp the field before delving into its detail. He then describes in detail industry standard technologies such as UVM (Universal Verification Methodology), SVA (SystemVerilog Assertions), SFC (SystemVerilog Functional Coverage), CDV (Coverage Driven Verification), Low Power Verification (Unified Power Format UPF), AMS (Analog Mixed Signal) verification, Virtual Platform TLM2.0/ESL (Electronic System Level) methodology, Static Formal Verification, Logic Equivalency Check (LEC), Hardware Acceleration, Hardware Emulation, Hardware/Software Co-verification, Power Performance Area (PPA) analysis on a virtual platform, Reuse Methodology from Algorithm/ESL to RTL, and other overall methodologies.ASIC/SoC Functional Design Verification: A Comprehensive Guide to Technologies and Methodologies is written by Ashok B. Mehta and published by Springer. ISBNs for ASIC/SoC Functional Design Verification are 9783319594187, 3319594184 and the print ISBNs are 9783319594170, 3319594176.

Reviews

There are no reviews yet.

Be the first to review “ASIC/SoC Functional Design Verification: A Comprehensive Guide to Technologies and Methodologies”

Your email address will not be published. Required fields are marked *